Skip to content
AI NEWS JOURNAL
AI, IN PERSPECTIVE

All AI updates

Explore the complete news stream by source, topic and date.

Newest first

OpenAI is reportedly set to procure TPU chips from Google, further reshaping the computing power supply chain.

On October 28, it was reported that OpenAI plans to procure AI chips from Google. For a long time, OpenAI has been a major purchaser of NVIDIA GPUs, relying on them for training and inference of large-scale models. As computing power demands surge, companies are seeking more cost-effective alternatives suitable for running AI models. Google’s self-developed TPUs have gradually gained prominence in recent years, emerging as a potential option. This move may reflect a trend toward diversification in AI chip procurement.

OpenAI被曝将向谷歌采购TPU芯片,算力供应链格局再变
Timeline and related coverage

Using AI for Analog Design

The growing role of AI in analog and mixed-signal design, where complexity is rising, schedules are tightening, and the cost of mistakes is higher than ever. The post Using AI for Analog Design appeared first on Semiconductor Engineering.

新闻源配图 · SemiEngineering
Timeline and related coverage

Blog Review: Oct. 28

STCO for heterogeneous design; physical AI interactions; signing off AI-generated designs; workload profile analysis. The post Blog Review: Oct. 28 appeared first on Semiconductor Engineering.

新闻源配图 · SemiEngineering
Timeline and related coverage

Analog Superposition Increases Effective PCM Storage Density (IBM Research Europe)

Researchers at IBM Research Europe published “Superposed analog memory for vector storage in neural networks.” Summary: Researchers demonstrated an analog phase-change memory architecture that stores multiple AI vectors in superposition, increasing effective storage density with a tunable accuracy tradeoff. Tests on prototype PCM hardware showed inference accuracy close to full-precision software. Find the technical paper here.... » read more The post Analog Superposition Increases Effective PCM Storage Density (IBM Research Europe) appeared first on Semiconductor Engineering.

新闻源配图 · SemiEngineering
Timeline and related coverage

When and Why to Use TMA: A Workload-Grounded Characterization of Tensor Memory Acceleration on NVIDIA Hopper GPUs

arXiv:2610.34907v1 Announce Type: new Abstract: The Tensor Memory Accelerator (TMA), introduced on NVIDIA Hopper, is used pervasively in production GPU kernels yet its usage is conspicuously selective: expert kernel developers in CUTLASS, FlashAttention-3, and FlashInfer apply TMA to some tensor operands within a kernel but fall back to cp.async, direct global loads, or distributed shared memory (DSM) for others. Vendor documentation describes the API, and recent microbenchmarking work characterizes TMA throughput in isolation, but neither answers the question practitioners actually face: given a memory operand in a kernel, should it use TMA, and if so, with or without cluster multicast? We address this gap with a workload-grounded characterization study on H100. We catalog the TMA, multic

Timeline and related coverage

LooseLeaf: Enabling Serverless GPUs for Computational Notebooks

arXiv:2610.33275v1 Announce Type: new Abstract: Computational notebooks reserve a GPU for the whole session, yet the GPU computes only while a cell executes and sits idle otherwise. Serverless execution would release the GPU between cells, but reconstructing the accumulated notebook state on a fresh worker imposes substantial cost on every GPU cell. This paper presents LooseLeaf, a serverless GPU platform for interactive notebooks. LooseLeaf derives the state and import closures of each cell, the minimal variables and packages that the cell needs. Our analysis on 5,000 real-world notebooks shows that these closures are small, and user-cell editing leaves seconds to prepare them. LooseLeaf prepares a GPU worker with these closures while the user edits the cell. After execution, the worker s

新闻源配图 · arXiv cs.DC
Timeline and related coverage

LLMs in Cloud: A Discussion on Architecture, Orchestration, and Inference

arXiv:2610.33475v1 Announce Type: new Abstract: The widespread deployment of foundational Large Language Models (LLM) across cloud datacenters marks a fundamental paradigm shift from stateless deep learning toward distributed, memory-intensive generative workloads. However, serving massive foundation models under stringent Service Level Objectives (SLO) exposes critical physical and system bottlenecks. These challenges include the persistent High Bandwidth Memory (HBM) wall, operational asymmetry between compute-bound prefilling and memory-bandwidth-bound decoding, explosive Key-Value (KV) cache expansion, prohibitive serverless cold starts, and hardware reliability vulnerabilities. Existing literature reviews remain layer-siloed, decoupling low-level accelerator virtualization from cluste

Timeline and related coverage